simdloop @test all((y->begin #= /cache/build/tester-amdci5-8/julialang/julia-master/julia-fa7d097f50/share/julia/test/simdloop.jl:56 =# y == T(2) end), Y)